Resumes
Resumes

Senior Design Engineer
View pageLocation:
Austin, TX
Industry:
Semiconductors
Work:
Qualcomm
Senior Design Engineer
Tsmc
Design Engineer
Avago Technologies Aug 2013 - Nov 2014
Asic Design Engineer
Information Sciences Institute May 2012 - Aug 2012
Visiting Research Assistant - Reconfigurable Computing Group
Senior Design Engineer
Tsmc
Design Engineer
Avago Technologies Aug 2013 - Nov 2014
Asic Design Engineer
Information Sciences Institute May 2012 - Aug 2012
Visiting Research Assistant - Reconfigurable Computing Group
Education:
University of Minnesota 2011 - 2013
Master of Science, Masters, Electrical Engineering, Design Veermata Jijabai Technological Institute (Vjti) 2007 - 2011
Bachelors, Bachelor of Technology, Electrical Engineering
Master of Science, Masters, Electrical Engineering, Design Veermata Jijabai Technological Institute (Vjti) 2007 - 2011
Bachelors, Bachelor of Technology, Electrical Engineering
Skills:
Vlsi
C++
Verilog
Embedded Systems
Xilinx
Matlab
Asic
C
Vhdl
Computer Architecture
Eda
Perl
Microcontrollers
Cadence Virtuoso
Integrated Circuit Design
Physical Design
Programming
Static Timing Analysis
Spice
Tcl
Python
C++
Verilog
Embedded Systems
Xilinx
Matlab
Asic
C
Vhdl
Computer Architecture
Eda
Perl
Microcontrollers
Cadence Virtuoso
Integrated Circuit Design
Physical Design
Programming
Static Timing Analysis
Spice
Tcl
Python
Interests:
Dft
Digital Circuit and System Level Design
Vlsi
High Performance Computer Architectures
Verification
Digital Circuit and System Level Design
Vlsi
High Performance Computer Architectures
Verification