Inventors:
Hui Liu - Pleasanton CA, US
Hong Shi - Fremont CA, US
Yuanlin Xie - Fremont CA, US
Assignee:
Altera Corporation - San Jose CA
International Classification:
H05K 1/18
H05K 7/00
H05K 1/14
US Classification:
361764, 361760, 361763, 361737
Abstract:
An improved power distribution network for an integrated circuit package that reduces the number of power supply pins that are used in the pin array and achieves better operating performance. In a preferred embodiment, the ratio of power supply pins to input/output (I/O) pins is in the range of approximately 1 to 24 to approximately 1 to 52. In this embodiment, the integrated circuit package comprises a substrate, an integrated circuit mounted on the substrate, a first decoupling capacitor mounted on the substrate, and a second decoupling capacitor formed in the integrated circuit. The package is formed by coupling a power supply pin to both the first and second capacitors by a low frequency path and a DC path, respectively, and the first and second capacitors are coupled by a high frequency path.