Search

Yogesh Kumar Goel

from Fremont, CA
Age ~57
Get Report
Also known as:
Yogesh K Goel, Yogesh Kumar Ruby Goel, Yogesh Ruby Goel, Yogesh Goe, Ar Goel Yogeshkum, Kumar Yogesh Kumar Yogesh
Phone and address:
44216 Ibero Way, Fremont, CA 94539
(510) 770-9757
Related to:
Premal R Desai, 52Ruby Goel, 54Prerana Desai, 52Samir Goel, 51Neha K Desai, 50
Connected to:
Ajay K Goel, 56Aman Goel, 35Amar K Goel, 48Anjali Goel, 47Ansha Goel, 35Aseem Goel, 31Asha G Goel, 73Ashok K Goel, 71Atul Goel, 56Avnish K Goel, 54

Yogesh Goel Phones & Addresses

  • 44216 Ibero Way, Fremont, CA 94539 (510) 770-9757
  • 44929 Vista Del Sol, Fremont, CA 94539 (510) 967-6410
  • Sunnyvale, CA
  • Spokane, WA
  • Mountain View, CA
  • 44929 Vista Del Sol, Fremont, CA 94539 (510) 719-6583

Work

Position: Sales Occupations

Education

Degree: Bachelor's degree or higher

Resumes

Resumes

Yogesh Goel Photo 1

Senior Vice President Engineering

View page
Location:
San Francisco, CA
Industry:
Computer Software
Work:
Synopsys
Senior Vice President Engineering
Synopsys
Vice President Engineering
Synopsys
Senior Director, Business Strategy
Cadence Design Systems 2004 - 2012
Engineering Group Director
Verisity Jan 2004 - Apr 2005
Director R and D
Education:
The Wharton School 2010 - 2012
Master of Business Administration, Masters, Finance Indian Institute of Technology, Bombay 1989 - 1991
Master of Science, Masters, Computer Science Central School, Indore
Skills:
Semiconductors
Eda
Emulation
Software Development
Strategy
Product Management
Cross Functional Team Leadership
Asic
Start Ups
Verilog
Soc
Business Strategy
Product Development
Simulations
Go To Market Strategy
Enterprise Software
Integration
Saas
Vhdl
Management
Systemverilog
Cloud Computing
Functional Verification
Strategic Partnerships
Systemc
Big Data
Formal Verification
Fpga
Application Specific Integrated Circuits
Mobile Applications
Leadership
Languages:
English
Hindi
Yogesh Goel Photo 2

Yogesh Goel

View page
Industry:
Health, Wellness And Fitness
Yogesh Goel Photo 3

Yogesh Goel

View page
Yogesh Goel Photo 4

Yogesh Goel

View page
Yogesh Goel Photo 5

Yogesh Goel

View page
Yogesh Goel Photo 6

Yogesh Goel

View page

Business Records

Name / Title
Company / Classification
Phones & Addresses
Yogesh K Goel
Director, President
EURO AMERICAN PLASTICS, INC
Yogesh Goel
Managing
Pecus Investing and Consulting LLC
Investing and Consulting Services · Provide Investment Consulting & Investin · Business Consulting Services
106 Castro Ln, Fremont, CA 94539

Publications

Us Patents

Method And Apparatus For Processing Assertions In Assertion-Based Verification Of A Logic Design

View page
US Patent:
8161439, Apr 17, 2012
Filed:
Feb 11, 2008
Appl. No.:
12/028909
Inventors:
Amy Lim - Sunnyvale CA, US
Yogesh Goel - Fremont CA, US
Assignee:
Cadence Design Systems, Inc. - San Jose CA
International Classification:
G06F 17/50
US Classification:
716106
Abstract:
Method and apparatus for processing assertions in assertion-based verification of a logic design are described. One example relates to processing an assertion during verification of a logic design. An evaluation engine is generated that encodes, using a non-deterministic finite automata (NFA) model, temporal behavior of the logic design required by the assertion for a single attempt to evaluate the assertion. The evaluation engine is implemented in first reconfigurable hardware. The logic design is simulated over a plurality of clock events. Attempts to evaluate the assertion by the evaluation engine are preformed sequentially based on input stimuli obtained from the logic design during simulation thereof. Each of the attempts results in one of the assertion passing, the assertion failing, or the assertion requiring further evaluation.

Vcd-On-Demand System And Method

View page
US Patent:
20050228630, Oct 13, 2005
Filed:
May 20, 2005
Appl. No.:
11/134125
Inventors:
Yogesh Goel - Fremont CA, US
International Classification:
G06F017/50
US Classification:
703019000
Abstract:
The disclosed technology is called VCD on demand. In a typical system, the EDA tool incorporating the VCD on-demand technology has the following high level attributes: (1) RCC-based parallel simulation history compression and recording, (2) RCC-based parallel simulation history decompression and VCD file generation, and (3) On-demand software regeneration for a selected simulation target range and design review without simulation rerun. Each of these attributes will be discussed in greater detail below. When the user selects a simulation session range, the RCC System records a highly compressed version of the primary inputs from the test bench process. The user then selects a narrower region, called the simulation target range, within the simulation session range for a more focused analysis. The RCC System dumps the hardware state information (i.e., primary outputs) of the hardware model into a VCD file. The RCC System then allows the user to proceed directly to view the VCD file from the beginning of the simulation target range without having to rerun the entire simulations from the very beginning of the simulation session range.

Behavior Processor System And Method

View page
US Patent:
20060117274, Jun 1, 2006
Filed:
Jul 30, 2001
Appl. No.:
09/918600
Inventors:
Yogesh Goel - Fremont CA, US
Su-Jen Hwang - Los Altos CA, US
James Lee - Fremont CA, US
International Classification:
G06F 17/50
US Classification:
716001000
Abstract:
The debug system described in this patent specification provides a system that generates hardware elements from normally non-synthesizable code elements for placement on an FPGA device. This particular FPGA device is called a Behavior Processor. This Behavior Processor executes in hardware those code constructs that were previously executed in software. When some condition is satisfied (e.g., If . . . then . . . else loop) which requires some intervention by the workstation or the software model, the Behavior Processor works with an Xtrigger device to send a callback signal to the workstation for immediate response.

Method And System For Reproducing Prototyping Failures In Emulation

View page
US Patent:
20150040086, Feb 5, 2015
Filed:
Jul 31, 2014
Appl. No.:
14/448708
Inventors:
- Mountain View CA, US
Yogesh Goel - Fremont CA, US
International Classification:
G06F 17/50
US Classification:
716107, 703 14
Abstract:
A method for simulating a circuit includes running a first prototype of the circuit a predetermined number of cycles behind a second prototype of the circuit, and running a hardware emulator of the circuit in accordance with an input trace received by the first prototype and the second prototype.
Control profile
Yogesh Kumar Goel from Fremont, CA, age ~57 Get Report