Search

Subeer K Patel

from Fremont, CA
Age ~58
Get Report
Related to:
Narendra K PatelNeha S Patel, 59
Connected to:
A Patel, 37Aakansha Y Patel, 35Aarsh Patel, 28Aashka M Patel, 37Abdurrahman M Patel, 54Abhas C Patel, 72Abhay D Patel, 47Adil Patel, 32Ajay P Patel, 56Ajit D Patel, 60

Subeer Patel Phones & Addresses

  • Fremont, CA
  • Santa Clara, CA
  • 1084 Rockefeller Dr, Sunnyvale, CA 94087 (408) 746-0101
  • Folsom, CA
  • Madison, WI
  • 1084 Rockefeller Dr, Sunnyvale, CA 94087

Work

Position: Precision Production Occupations

Business Records

Name / Title
Company / Classification
Phones & Addresses
Subeer Patel
CASA GREEN, LLC
Business Services at Non-Commercial Site
721 W Macaw Dr, Chandler, AZ 85248
44945 Washo Ct, Fremont, CA 94539

Publications

Us Patents

Dynamic Leaker For Bit Line Refresh

View page
US Patent:
57577064, May 26, 1998
Filed:
Dec 29, 1995
Appl. No.:
8/581452
Inventors:
Subeer K. Patel - Santa Clara CA
Chin-Shu Tan - Folsom CA
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G11C 700
US Classification:
365203
Abstract:
A precharge leaker that removes latent bias charges or signals on bit lines. Latent bias charges removed by the present invention would otherwise slow the divergence of voltages or signals on the bit lines diverge as the data voltages or signals are applied.

Banked Sram Device With Bit Line Refresh

View page
US Patent:
56423241, Jun 24, 1997
Filed:
Dec 29, 1995
Appl. No.:
8/580862
Inventors:
Indraneel Ghosh - Rancho Cordova CA
Chin Shu Tan - Folsom CA
Wenteh Pan - Gold River CA
Subeer Kamal Patel - Santa Clara CA
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G11C 700
US Classification:
36523003
Abstract:
A data storage device is provided. The data storage device, which is coupled to a data processing device, includes a memory array partitioning into a plurality of memory banks. The data storage device further includes a bank enable circuit for enabling at least one of the memory banks from the plurality of memory banks of the memory array. The data storage device also includes an operation/pseudooperation enable circuit (OPEC) for generating an operation or a pseudooperation signal to one or more banks enabled by the bank enable circuit. The OPEC has a first input for receiving an operation request signal from the data processing device and a second input. Additionally the data storage device includes a pseudooperation control circuit for controllably generating a pseudooperation request signal to the bank enable circuit and to the second input of the OPEC.
Control profile
Subeer K Patel from Fremont, CA, age ~58 Get Report