Search

Sriram Sankaranarayanan Phones & Addresses

  • San Diego, CA
  • Santa Clara, CA
  • Tempe, AZ
  • Walnut Creek, CA

Work

Company: Tekpundits inc Jan 2009 Position: Systems analyst

Resumes

Resumes

Sriram Sankaranarayanan Photo 1

Staff Engineer

View page
Industry:
Telecommunications
Work:
Qualcomm
Staff Engineer
Education:
Arizona State University 2002 - 2004
Masters, Electrical Engineering
St Pauls High School
Skills:
Mixed Signal
Analog
Testing
Semiconductors
Ic
Asic
Product Development
Analog Circuit Design
Matlab
Mpeg 4
Pmic Testing
Application Specific Integrated Circuits
New Product Qualification
Sriram Sankaranarayanan Photo 2

Sriram Sankaranarayanan

View page
Location:
Santa Clara, CA
Industry:
Computer Hardware
Sriram Sankaranarayanan Photo 3

Sriram Sankaranarayanan

View page
Sriram Sankaranarayanan Photo 4

Sriram Sankaranarayanan North Carolina

View page
Work:
Tekpundits Inc

Jan 2009 to 2000
Systems Analyst

EMERGYS Corp

Jul 2007 to Dec 2008
Associate Partner - SAP Practice (Strategy and Business Development)

EMERGYS Corp
Morrisville, NC
Mar 2008 to Aug 2008
SAP SRM Sr. Business Analyst

EMERGYS Corp

Aug 2007 to Nov 2007
Sr. SAP SRM Consultant

TEKESSENCE INC
Milpitas, CA
Aug 2004 to Jul 2007
Management Analyst (SAP CONSULTANT)

TEKESSENCE INC
Durham, NC
Apr 2005 to Dec 2006
SAP Support Consultant - SAP WM, HUM / MM / Procurement

TEKESSENCE INC
Austin, TX
Nov 2004 to Dec 2004
SAP MM / WM Consultant (SOX Internal Auditor)

Hewlett Packard

Aug 2001 to Jun 2004
Sr. Consultant - SAP MM / LES

T.V.S. Group Co

Feb 2000 to Jul 2001
Dy. Manager

Value Engineering and Quality Management Systems

Aug 1999 to Feb 2000
SAP MM

Prosoft Data Services

Jul 1998 to Jul 1999
SAP Consultant (MM)

Audco India Ltd., - L & T Group Co

Feb 1991 to Oct 1998
Executive - Supply Chain Management

Hindustan Motors Ltd

Sep 1984 to Feb 1991
Quality Assurance

Publications

Us Patents

Robust Testing For Discrete-Time And Continuous-Time System Models

View page
US Patent:
20100299651, Nov 25, 2010
Filed:
Feb 19, 2010
Appl. No.:
12/708651
Inventors:
GEORGIOS FAINEKOS - Chandler AZ, US
Sriram Sankaranarayanan - Boulder CO, US
Franjo Ivancic - Princeton NJ, US
Aarti Gupta - Princeton NJ, US
Assignee:
NEC Laboratories America, Inc. - Princeton NJ
International Classification:
G06F 9/44
US Classification:
717104, 717126
Abstract:
A system and method for testing robustness of a simulation model of a cyber-physical system includes computing a set of symbolic simulation traces for a simulation model for a continuous time system stored in memory, based on a discrete time simulation of given test inputs stored in memory. Simulation errors are accounted for due to at least one of numerical instabilities and numeric computations. The set of symbolic simulation traces are validated with respect to validation properties in the simulation model. Portions of the simulation model description are identified that are sources of the simulation errors.
Sriram Sankaranarayanan from San Diego, CA Get Report