Search

Russell J Machelski

from Midland, MI
Age ~61
Get Report
Also known as:
John Machelski Russell, Machelski Russell, Russell Y
Related to:
Russell R BeverEmily Bever, 30Lauren Bever, 35Bonnie Bever, 92Tyler J Machelski, 30
Connected to:
Barbara A Machemehl, 85Hannah C Machemehl, 34Irene A Machemer, 107Jessica M Machemer, 37Lauren A Machemer, 38Mark D Machemer, 52Micheal L Machemer, 45Carl L Machen, 59Carla A Machen, 66Donald E Machen, 77

Russell Machelski Phones & Addresses

  • Midland, MI
  • 2712 125Th St, Burnsville, MN 55337 (952) 894-2646
  • Minneapolis, MN
  • Eagan, MN
  • 2712 E 125Th St, Burnsville, MN 55337

Work

Position: Production Occupations

Education

Degree: High school graduate or higher

Publications

Us Patents

Ac Timing Asymmetry Reduction Circuit Including Summing Dc Offset Voltage With Timing Signal

View page
US Patent:
54693055, Nov 21, 1995
Filed:
Dec 17, 1993
Appl. No.:
8/169423
Inventors:
Timothy A. Madsen - Bloomington MN
Russell J. Machelski - Bloomington MN
Assignee:
Seagate Technology, Inc. - Scotts Valley CA
International Classification:
G11B 509
G11B 503
US Classification:
360 51
Abstract:
A DC offset voltage is added to the analog timing signal in a peak detection data recovery circuit to cancel the timing asymmetry from a magnetoresistive head signal. An AC timing asymmetry cancellation circuit uses a charge pump, buffer amplifier and resistor divider to produce the proper DC offset voltage automatically.
Control profile
Russell J Machelski from Midland, MI, age ~61 Get Report