Resumes
Resumes

Senior Design Engineer
View pageLocation:
1016 Kirby Ct, Folsom, CA 95630
Industry:
Electrical/Electronic Manufacturing
Work:
Intel Corporation
Senior Design Engineer
Senior Design Engineer
Education:
Arizona State University 1995 - 1996
Masters, Electrical Engineering Georgia Institute of Technology 1993 - 1995
Bachelors, Electrical Engineering
Masters, Electrical Engineering Georgia Institute of Technology 1993 - 1995
Bachelors, Electrical Engineering
Skills:
Soc
Static Timing Analysis
Low Power Design
Circuit Design
Logic Design
Ic
Asic
Microprocessors
Cmos
Hardware Architecture
Functional Verification
Circuit Simulation
Static Timing Analysis
Low Power Design
Circuit Design
Logic Design
Ic
Asic
Microprocessors
Cmos
Hardware Architecture
Functional Verification
Circuit Simulation
Languages:
English
Hindi
Urdu
Tamil
Hindi
Urdu
Tamil