Search

Omprakash Shivananda Sarmaru

from Marana, AZ
Age ~77
Get Report
Also known as:
Omprakash S Sarmaru, Omprakash M Sarmaru, Omprakash M Sharma, Omprakas M Sarmar, Omprakash S Sarmar, Omparkash Sarmaru, Armary S Omprakash, Sharma Omprakash
Related to:
Gaurav Sharma, 33Evelyn FlamPatricia FlamFrances FlamMendy Yuen, 51
Connected to:
Cyrus M Sarmast, 56Paula M Sarmast, 59Shannell Sarme, 34Candida B Sarmento, 91Christopher J Sarmento, 35Cindy D Sarmento, 52Craig E Sarmento, 73Daniel Sarmento, 51Giselle S Sarmento, 45Joann B Sarmento, 64

Omprakash Sarmaru Phones & Addresses

  • Marana, AZ
  • Tucson, AZ
  • 46896 Shale Cmn, Fremont, CA 94539
  • Gilbert, AZ
  • 7021 Scenic Cir, Anaheim, CA 92807 (714) 866-4049
  • Dallas, TX
  • Alameda, CA
  • San Diego, CA
  • 7021 E Scenic Cir, Anaheim, CA 92807

Resumes

Resumes

Omprakash Sarmaru Photo 1

Omprakash Sarmaru

View page

Publications

Us Patents

Method And Apparatus For A X-Dsl Communication Processor

View page
US Patent:
6940807, Sep 6, 2005
Filed:
Oct 26, 2000
Appl. No.:
09/699193
Inventors:
Behrooz Rezvani - Pleasanton CA, US
Avadhani Shridhar - Santa Clara CA, US
Raminder S. Bajwa - Palo Alto CA, US
Tiruvur R. Ramesh - Union City CA, US
Masoud Eskandari - San Jose CA, US
Firooz Massoudi - Santa Clara CA, US
Sam Heidari - Fremont CA, US
Omprakash S. Sarmaru - Fremont CA, US
Sridhar Begur - Cupertino CA, US
Assignee:
Velocity Communication, Inc. - Fremont CA
International Classification:
H04J011/00
US Classification:
370210, 370352
Abstract:
The current invention provides a DSP which accommodates multiple current X-DSL protocols and is further configurable to support future protocols. The DSP is implemented with shared and dedicated hardware components on both the transmit and receive paths. The DSP implements both the discrete Fourier transform (DFT) and inverse discrete Fourier transform (IDFT) portions across a wide range of sample sizes and X-DSL protocols. Multiple channels, each with varying ones of the X-DSL protocols can be handled in the same session. The DSP offers the speed associated with hardware implementation of the transforms and the flexibility of a software only implementation. Traffic flow is regulated in the chip using a packet based schema in which each packet is associated with a specific channel of upstream and downstream data. Header and control information in each packet is used to govern the processing of each packet as it moves along either the transmit path or receive path. The DSP of the current invention may advantageously be utilized in fields other than communications, such as: medical and other imaging, seismic analysis, radar and other military applications, pattern recognition, signal processing etc.

Method And Apparatus For A Dft/Idft Engine Supporting Multiple X-Dsl Protocols

View page
US Patent:
7028063, Apr 11, 2006
Filed:
Oct 26, 2000
Appl. No.:
09/698824
Inventors:
Omprakash S. Sarmaru - Fremont CA, US
Raminder S. Bajwa - Palo Alto CA, US
Sridhar Begur - Cupertino CA, US
Avadhani Shridhar - Santa Clara CA, US
Sam Heid Ari - Fremont CA, US
Behrooz Rezvani - Pleasanton CA, US
Assignee:
Velocity Communication, Inc. - Fremont CA
International Classification:
F06F 17/14
US Classification:
708403, 708406, 708404
Abstract:
A Fourier transform processor utilizing discrete circuits each of which is configurable for processing a wide range of sample sizes. A single pipeline supports multiplexed bi-directional transformations between for example the time and frequency domains. In an embodiment of the invention the Fourier Transform processor may be implemented as part of a digital signal processor (DSP). In this embodiment the DSP may implement both the discrete Fourier transform (DFT) and inverse discrete Fourier transform (IDFT) across a wide range of sample sizes and X-DSL protocols. Multiple channels, each with varying ones of the X-DSL protocols can be handled in the same session.

Method And Apparatus For Synchronizing A Packet Based Modem Supporting Multiple X-Dsl Protocols

View page
US Patent:
6842429, Jan 11, 2005
Filed:
Feb 2, 2001
Appl. No.:
09/776066
Inventors:
Avadhani Shridhar - Santa Clara CA, US
T. R. Ramesh - Union City CA, US
Raminder S. Bajwa - Palo Alto CA, US
Masoud Eskandari - San Jose CA, US
Firooz Massoudi - Santa Clara CA, US
Omprakash S. Sarmaru - Fremont CA, US
Behrooz Rezvani - Pleasanton CA, US
Assignee:
Ikanos Communications, Inc - Fremont CA
International Classification:
H04L 1226
US Classification:
370252, 375222
Abstract:
The current invention provides a digital signal processor which supports multiple X-DSL protocols and a multiplicity of channels on a single chip. Each channel is packetized and each packet includes control information for controlling the performance of the components/modules on the transmit and receive path. Further flexibility is derived from an architecture which incorporates discrete and shared modules on the transmit path and the receive path. The transmit path and receive path modules are collectively controlled by control information in selected ones of the packets and operate on each channel's packets at an appropriate rate, and protocol for the channel. A digital signal processor (DSP) is disclosed which incorporates these features. The DSP exhibits a favorable form factor, and flexibility as to protocols and line codes, and numbers of channels supported.
Control profile
Omprakash Shivananda Sarmaru from Marana, AZ, age ~77 Get Report