US Patent:
20060161826, Jul 20, 2006
Inventors:
Navin Ghisiawan - Fort Collins CO, US
Kevin Laake - Fort Collins CO, US
John Howlett - Fort Collins CO, US
International Classification:
G01R 31/28
Abstract:
A method of modifying data of functional latches of a logic unit during scan chain testing thereof to verify a test case failure of a suspected cell comprises: (a) determining a test case failure in the logic unit through scan chain testing thereof; (b) suspending clocked operations of the logic unit; (c) during suspended clocked operations of the logic unit, performing the following steps: (i) reading logic states of the functional latches; and (ii) modifying the logic state of at least one of the functional latches based on the determined test case failure; (d) restarting clocked operations of the logic unit; and (e) reading logic states of the functional latches resulting from the modification to verify the test case failure of a suspected cell.