Search

Jaideep Prakash

from Austin, TX
Age ~60

Jaideep Prakash Phones & Addresses

  • 15095 Barrie Dr, Austin, TX 78734
  • 6636 William Cannon Dr, Austin, TX 78735 (512) 891-5302
  • 6000 Shepherd Mountain Cv, Austin, TX 78730 (512) 346-7186
  • Lakeway, TX
  • 4909 Haverwood Ln, Dallas, TX 75287
  • Raleigh, NC
  • Cary, NC

Resumes

Resumes

Jaideep Prakash Photo 1

Jaideep Prakash

View page
Location:
Austin, TX

Publications

Us Patents

Differential Charge Pump

View page
US Patent:
6385265, May 7, 2002
Filed:
Aug 4, 1998
Appl. No.:
09/128901
Inventors:
Michael L. Duffy - Austin TX
Bertrand J. Williams - Austin TX
Phillip J. Kruczkowski - Austin TX
Jaideep Prakash - Austin TX
Nathan Y. Moyal - Austin TX
Assignee:
Cypress Semiconductor Corp. - San Jose CA
International Classification:
H03D 324
US Classification:
375374, 327148, 327150
Abstract:
A circuit and method comprising a charge pump having a first and a second differential element. The charge pump may be configured to generate a first and a second output signal in response to the first and second differential elements. The first differential element may comprise (i) a first unity gain buffer and (ii) a first and a second transistor pair configured to receive a first and second control signal. The second differential element may comprise (i) a second unity gain buffer and (ii) a third and a fourth transistor pair configured to receive the first and second control signals. The first and second unity gain buffers may stabilize the source nodes of each of the transistors pairs.

Systems And Methods For Using Cascoded Output Switch In Low Voltage High Speed Laser Diode And Eam Drivers

View page
US Patent:
7145928, Dec 5, 2006
Filed:
Aug 18, 2003
Appl. No.:
10/642774
Inventors:
Adrian Maxim - Austin TX, US
Jaideep Prakash - Austin TX, US
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H01S 3/00
US Classification:
372 3802, 372 3807, 372 3801
Abstract:
High frequency laser diode (LD) and electro-absorption modulator (EAM) integrated circuit drivers using a cascaded output switch architecture that increases the output current and voltage edge speed and reduces the peaking and ringing of the output waveform, thus improving the deterministic jitter performance. Also disclosed is a method and apparatus that provides a modulation current dependence of both turn-on and turn-off driving currents that lead to an optimal compromise between the edge speed and output overshoot for a wide range of modulation currents. A PTAT temperature dependence of both voltage swing and current level in the predriver assures a low variation of the overshoot and rise/fall time over a wide temperature range. Using the cascaded output switch architecture provides an easy way of on-chip summation of the modulation and bias currents. Biasing the cascode device with a supply and modulation current dependent base voltage provides an optimum headroom output switch.

System And Method For Voltage Controlled Oscillator Automatic Band Selection

View page
US Patent:
56487444, Jul 15, 1997
Filed:
Dec 22, 1995
Appl. No.:
8/579069
Inventors:
Jaideep Prakash - Dallas TX
Robert Rudolf Rotzoll - Allen TX
Assignee:
Microtune, Inc. - Plano TX
International Classification:
H03L 7099
H03L 710
US Classification:
331 11
Abstract:
A system and method for establishing the frequency of a voltage controlled oscillator ("VCO") within narrowly defined frequency bands. The resonant circuit of the VCO uses selectable elements, such as varactor diodes, to establish the operating frequency band. The control voltage of the VCO is varied within a voltage range to adjust the VCO output frequency. A phase detector compares the VCO output to a reference signal. If the phase detector determines that there is an imbalance between the VCO output and the reference signal, then it produces a signal which indicates whether the VCO frequency should be increased or decreased to match the reference signal frequency. If the control voltage is outside of the voltage range, then the system allows the operating frequency band to be changed by varying the number of selectable elements in response to the phase detector signal.

Multiple Monolithic Phase Locked Loops

View page
US Patent:
57177309, Feb 10, 1998
Filed:
Dec 22, 1995
Appl. No.:
8/577653
Inventors:
Jaideep Prakash - Dallas TX
Robert Rudolf Rotzoll - Allen TX
Assignee:
Microtune, Inc. - Plano TX
International Classification:
H03D 324
US Classification:
375376
Abstract:
A monolithic device is shown having a number of phase locked loops (PLLs) constructed thereon. At least one of the PLLs is constructed as a multiple loop having an output of one PLL loop tied back to the feedback path of the other loop of the pair. In this manner, tight resolution can be obtained in one loop while the bandwidth of that loop is coarse. The bandwidth of the second loop is tight, thereby giving good resolution to the first loop while still avoiding the problems inherent with noise injection locking from other PLLs on the same device.

System And Method For Phase Lock Loop Gain Stabilization

View page
US Patent:
56253257, Apr 29, 1997
Filed:
Dec 22, 1995
Appl. No.:
8/577780
Inventors:
Robert R. Rotzoll - Allen TX
Jaideep Prakash - Dallas TX
Assignee:
Microtune, Inc. - Plano TX
International Classification:
H03L 7093
H03L 7099
US Classification:
331 16
Abstract:
The system and method for phase lock loop (PLL) gain stabilization uses a digital compensation technique to correct for the large amount of gain variation present in a voltage controlled oscillator (VCO) utilizing a varactor diode. AVCO is arranged with additional capacitance in parallel with the vatactor diode of the VCO. By using multiple capacitors, more or less capacitance can be switched into parallel with the vatactor diode. Gain variation is accomplished by switching capacitors into the circuit, and for each combination of capacitors used in the resonant inductance-capacitance (LC) circuit of the VCO, the gain of the phase detector in the PLL is adjusted simultaneously. The phase detector has a charge pump that drives a current into a loop filter having a capacitor with a fixed value. The gain adjustment is accomplished by varying the amount of current available from the charge pump to this filter capacitor. The gain compensation circuit that generates this charge pump current takes the same digital code used to control the capacitors in the VCO as an input and performs a digital-to-analog conversion in current mode.

Two Cascoded Transistor Chains Biasing Dac Current Cells

View page
US Patent:
57481270, May 5, 1998
Filed:
Dec 22, 1995
Appl. No.:
8/579073
Inventors:
Jaideep Prakash - Dallas TX
John Paul Norsworthy - Lucas TX
Bruce Andrew Doyle - Richardson TX
Assignee:
Cirrus Logic, Inc. - Fremont CA
International Classification:
H03M 166
US Classification:
341144
Abstract:
A precise current cell for a digital-to-analog (D/A) convertor circuit is designed to compensate for manufacturing process variations. The cell uses a cascoded transistor chain to control the output voltage and isolate voltage supply noise. An external (off-chip) bias current is fed into a cascoded biasing string of eight transistors, which are further mirrored to the current cell itself. The biasing scheme accounts for manufacturing process variations in the chip, which leads to very precise current being replicated at the output of the D/A circuit. Current steering and an improved shunt path within the current cell minimizes voltage swings during switching of the current cell. This allows for faster switching of the cell while minimizing noise coupling due to the voltage swings. The current cell also has an associated biasing stage. This biasing stage allows for improved matching within the current cell, resulting in improved accuracy of conversion.
Jaideep Prakash from Austin, TX, age ~60 Get Report