Edward Drimak Phones & Addresses
-
Cottleville, MO
-
Saint Charles, MO
-
10 Oak View Dr, Johnson City, NY 13790 (607) 797-1552
-
Saint Louis, MO
-
Saint Ann, MO
-
Mendham, NJ
Publications
Us Patents
Vector Processing
View pageUS Patent:
45946825, Jun 10, 1986
Filed:
Dec 22, 1982
Appl. No.:
6/452190
Inventors:
Edward G. Drimak - Johnson City NY
Assignee:
IBM Corporation - Armonk NY
International Classification:
G06F 15347
G06F 1200
G06F 1200
US Classification:
364900
Abstract:
A cache memory, intermediate a CPU and a main memory, is employed to store vectors in a cache vector space. Three vector address operand registers are employed for reading vector operand elements from said cache memory and for writing results of vector operations back into cache memory. A data path from the cache memory allows vector operand elements to be written into selected local storage registers, and a path from the local storage registers to the cache memory includes a buffer. This apparatus allows overlapped reading and writing of vector elements to minimize the time required for vector processing.
Simultaneous Addressing Of Different Locations In A Storage Unit
View pageUS Patent:
40204707, Apr 26, 1977
Filed:
Jun 6, 1975
Appl. No.:
5/584551
Inventors:
Edward George Drimak - Johnson City NY
Thomas Arthur Metz - Endicott NY
Thomas Arthur Metz - Endicott NY
Assignee:
IBM Corporation - Armonk NY
International Classification:
G11C 700
US Classification:
3401725
Abstract:
Two separate address lines are provided for each storage line of local storage. One address line is connected to a first group of bytes and the second address line is connected to the remaining bytes with each storage line containing the same addressing connection. Control circuits are provided for selecting any two address lines where the combination of the two provides access to both byte groups.