Search

Chowdhury F Rahim

from El Macero, CA
Age ~76

Chowdhury Rahim Phones & Addresses

  • El Macero, CA
  • Milpitas, CA
  • Santa Clara, CA
  • Cupertino, CA
  • 20749 Russell Ln, Saratoga, CA 95070
  • 14350 Taos Dr, Saratoga, CA 95070
  • Concord, CA
  • San Jose, CA
  • Highland Park, CA

Business Records

Name / Title
Company / Classification
Phones & Addresses
Chowdhury Fazlur Rahim
President
RAHIM FAMILY FOUNDATION
Civic/Social Association
14350 Taos Dr, Saratoga, CA 95070

Publications

Us Patents

Method And Apparatus For Digital To Analog Converters With Improved Switched R-2R Ladders

View page
US Patent:
6380877, Apr 30, 2002
Filed:
Apr 23, 2001
Appl. No.:
09/840661
Inventors:
David Castaneda - Sunnyvale CA
Gary G. Fang - San Jose CA
Chowdhury F. Rahim - Saratoga CA
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H03M 178
US Classification:
341154, 341144
Abstract:
Operating range of R-2R ladders for digital to analog converters (DACs) is improved by increasing resistance in series with a termination switch in a termination leg to avoid transistor saturation for increasing DAC resolution, increasing reference voltage range, or other application. The switched R-2R ladder circuit is modified to compensate for increasing resistance to maintain proper resistor matching for generation of the appropriate range of analog output voltages for a digital input signal.

Method And Apparatus For Switching Low Voltage Cmos Switches In High Voltage Digital To Analog Converters

View page
US Patent:
62660012, Jul 24, 2001
Filed:
May 5, 1999
Appl. No.:
9/305908
Inventors:
Gary G. Fang - San Jose CA
David Castaneda - Sunnyvale CA
Chowdhury F. Rahim - Saratoga CA
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H03M 166
US Classification:
341144
Abstract:
A varying power supply range, that can exceed the breakdown voltage of switches within a DAC, is used to generate positive and negative generated OFF voltages substantially fixed and less than the breakdown voltage to accommodate a wide range of analog reference voltages and power supply voltages. The digital input signal having digital input levels is received by a TTL/CMOS input receiver and level shifted to logic levels having the positive and negative generate voltage levels. A circuit matches switch resistance and forms positive and negative switch ON voltage levels from the voltage levels of the input positive and negative analog reference levels. Switch drivers properly drive control terminals of the switches with appropriate voltage levels avoiding switch breakdown in response to the digital input signal.

Class Ab Emitter Follower Buffers

View page
US Patent:
61540633, Nov 28, 2000
Filed:
Apr 26, 1999
Appl. No.:
9/299359
Inventors:
Gary G. Fang - San Jose CA
David Castaneda - Sunnyvale CA
Chowdhury F. Rahim - Saratoga CA
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H03K 19018
US Classification:
326126
Abstract:
Buffers having an output pull-up transistor controlled by the input signal, an output pull-down transistor and a pull-down transistor control circuit. A current source provides a current that is divided between the pull-up transistor and the pull-down transistor control circuit to maintain the desired output voltage. A boost capacitor is coupled between the output and the pull-down transistor control circuit to provide good dynamic response to the circuit even in the presence of substantial capacitive loads on the output. In addition a second capacitor is coupled between the pull-down transistor control circuit and a fixed voltage to provide a low frequency pole internal to the circuit. The connection of the boost capacitor to the pull-down transistor control circuit and the connection of the second capacitor to the pull-down transistor control circuit are separated by a substantial resistance, allowing the effect of each capacitor to be substantially independent of each other. Exemplary circuits are disclosed incorporating these and other features.

Digital Calibration For Analog-To-Digital Converters With Implicit Gain Proration

View page
US Patent:
59778946, Nov 2, 1999
Filed:
Dec 31, 1997
Appl. No.:
9/001340
Inventors:
Benjamin J. McCarroll - Portland OR
Chowdhury Rahim - Saratoga CA
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H03M 106
US Classification:
341120
Abstract:
A method of digital calibration for analog-to-digital converters providing implicit gain proration. In accordance with the method, the calibration begins at the center of the transfer curve rather from one end or the other. By beginning in the center, calibrating in the positive direction and then calibrating in the negative direction, the interstage gain errors are also corrected without an extra gain-proration cycle. In addition, the number of accumulated measurements is reduced by a factor of two for the final correction coefficient by using the preferred method. Therefore, the roundoff errors are also reduced.

Method And Apparatus For Deglitching Digital To Analog Converters

View page
US Patent:
63041995, Oct 16, 2001
Filed:
May 5, 1999
Appl. No.:
9/305909
Inventors:
Gary G. Fang - San Jose CA
David Castaneda - Sunnyvale CA
Chowdhury F. Rahim - Saratoga CA
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H03M 106
US Classification:
341118
Abstract:
Asynchronous and synchronous deglitch controllers controlling switches of sample and hold circuits for deglitching digital to analog converters. Asynchronous and synchronous deglitch controllers detect transitions in the state of the digital input code to trigger or allow a one shot pulse to cause sample and hold circuits to go into hold mode for the period of the one shot pulse. Secondary glitch cancellation circuitry models the environment of the sample and hold circuit to emulate secondary glitch impulse generation. A differential amplifier substantially cancels secondary glitches related to the parasitic charges generated by the switching of the sample and hold circuit.

Body Grabbing Switch

View page
US Patent:
60086890, Dec 28, 1999
Filed:
May 28, 1998
Appl. No.:
9/086977
Inventors:
Stephen C. Au - Mountain View CA
David Maes - Santa Clara CA
Chowdhury F. Rahim - Saratoga CA
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H03K 301
US Classification:
327534
Abstract:
The present invention provides a switch circuit having a switch and a first body grabbing circuit. The switch includes a first transistor and a second transistor. The first transistor has a body and is coupled to the second transistor in parallel to form a common source and a common drain. The common source defines an input node and the common drain defines an output node. The first body grabbing circuit is coupled to the body of the first transistor. The first body grabbing circuit is arranged to couple the body of the first transistor to the input node when the first and second transistors receive a turn-on voltage signal such that a body effect is eliminated in the first transistor.

Method And Apparatus For Digital To Analog Converters With Improved Switched R-2R Ladders

View page
US Patent:
62224735, Apr 24, 2001
Filed:
Apr 26, 1999
Appl. No.:
9/299691
Inventors:
David Castaneda - Sunnyvale CA
Gary G. Fang - San Jose CA
Chowdhury F. Rahim - Saratoga CA
Assignee:
Maxim Integrated Products, Inc. - Sunnyvale CA
International Classification:
H03M 178
US Classification:
341154
Abstract:
Operating range of R-2R ladders for digital to analog converters (DACs) is improved by increasing resistance in series with a termination switch in a termination leg to avoid transistor saturation for increasing DAC resolution, increasing reference voltage range, or other application. The switched R-2R ladder circuit is modified to compensate for increasing resistance to maintain proper resistor matching for generation of the appropriate range of analog output voltages for a digital input signal.

Machine Learning Stabilization Of Gas Sensor Output

View page
US Patent:
20200400637, Dec 24, 2020
Filed:
Jun 19, 2019
Appl. No.:
16/445515
Inventors:
- Santa Clara CA, US
Chowdhury F. Rahim - Santa Clara CA, US
International Classification:
G01N 33/00
G06N 20/00
Abstract:
A system for stabilizing sensor readings. The system includes a processor; a memory communicatively coupled to the processor; a receiver to receive from a sensing device, a measurement and an environmental parameter. The system also includes a machine learning engine executed on the processor wherein the machine learning engine receives, as inputs: the environmental parameters; the measurement; and control parameters calculated based on control measurements made at time points before and after the measurement.
Chowdhury F Rahim from El Macero, CA, age ~76 Get Report