Search

Barry Jason Phones & Addresses

  • 1310 Asher Dr, Keller, TX 76248 (817) 281-4217
  • 17 St Andrews Cir, Durango, CO 81301 (970) 259-3318
  • Hideaway, TX
  • Fort Worth, TX
  • Bedford, TX
  • 1310 Asher Dr, Keller, TX 76248 (817) 980-1286

Work

Position: Executive, Administrative, and Managerial Occupations

Education

Degree: Associate degree or higher

Publications

Us Patents

Protection Circuit For Rf Power Amplifiers

View page
US Patent:
47273372, Feb 23, 1988
Filed:
Apr 24, 1987
Appl. No.:
7/042182
Inventors:
Barry Jason - Bedford TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H02H 720
US Classification:
330298
Abstract:
An improved power controller and protection circuit to regulate the RF output power of a radio transmitter and to protect its RF amplifier from overload damage. The controller features a floating input, voltage controlled current source with high common-mode rejection to provide feedback of the DC input current drawn by the RF power amplifier. The controller can use an arbitrary reference voltage, which allows its application universally with power amplifiers designed for different rated output powers and frequency ranges.

Current Mirror Having Base Current Error Cancellation Circuit

View page
US Patent:
45256837, Jun 25, 1985
Filed:
Dec 5, 1983
Appl. No.:
6/558254
Inventors:
Barry L. Jason - Bedford TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H03F 304
US Classification:
330288
Abstract:
A current mirror circuit comprising a first current mirror circuit with a first error correction transistor connected between the base and collector of the first transistor of the first current mirror; a second error correction transistor connected to the first error correction transistor and a second current mirror circuit connected to an input current source and the base of the second error correction transistor. The second error correction transistor samples the signal from the collector of first error correction transistor and feeds its base current, which is almost equivalent to the base current of the first error correction transistor, to the input of the second current mirror circuit. The second current mirror circuit combines the input current source current with the base current of the second error correction transistor and generates a current which is fed to the collector of the first transistor of the first current mirror circuit. The value and polarity of the current is such as to offset the base error current of the first error correction transistor, thus improving the relationship of input current to output current of the first current mirror circuit by a factor of. beta. +1.

Mosfet Output Circuit With Improved Protection Method

View page
US Patent:
52045633, Apr 20, 1993
Filed:
Jan 22, 1992
Appl. No.:
7/823884
Inventors:
Barry L. Jason - Bedford TX
International Classification:
H03K 17687
H02H 7122
US Classification:
307585
Abstract:
A MOSFET output driver circuit is protected from overstress caused by commutating currents. The MOSFETs are protected by employing a gate control circuit and a small inductor in series with the sources of the MOSFETs. The circuit limits the rate of change of current that reverse biases a MOSFET's drain-source diode. The circuit is applicable to totem-pole and bridge configurations.

Analog Integrated Filter Circuit

View page
US Patent:
43397298, Jul 13, 1982
Filed:
Mar 27, 1980
Appl. No.:
6/134382
Inventors:
Barry L. Jason - Bedford TX
Scott M. Hall - Fort Worth TX
Richard L. Valley - Bedford TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H03F 134
US Classification:
330294
Abstract:
An analog integrated filter circuit includes a capacitance multiplier combined with a DC bias controlled current circuit designed to render the filter circuit insensitive to changes in the parameter values of the components caused by process variations or a temperature change therein. The capacitance multiplier circuit includes grounded or ungrounded capacitance multipliers in different combinations operatively coupled to the DC bias controlled current circuit so that the capacitance multiplier circuit can be used to construct a predictable low pass, bandpass or high pass filter circuit with frequency characteristics that do not vary over temperature.

Current-Saving Cmos Input Buffer

View page
US Patent:
46942017, Sep 15, 1987
Filed:
Apr 30, 1985
Appl. No.:
6/728715
Inventors:
Barry L. Jason - Bedford TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H03K 19092
H03K 1716
H03L 500
H03F 318
US Classification:
307475
Abstract:
A current-saving CMOS signal input buffer is provided, having at least two CMOS output transistors (each having an input) connected in complementary fashion with a common output taken therebetween, complementary current mirrors coupled to the output transistor inputs, an input signal capacitively coupled to at least one of the output transistor inputs, a reference impedance coupled between the complementary current mirrors, and isolation impedances coupled between the complementary current mirrors and the output transistor inputs.

Output Circuit With Optically Coupled Control Signals

View page
US Patent:
52256871, Jul 6, 1993
Filed:
Jan 27, 1992
Appl. No.:
7/826054
Inventors:
Barry L. Jason - Bedford TX
International Classification:
G02B 2700
US Classification:
250551
Abstract:
An output circuit is disclosed in which the signals to instruct the output devices to conduct or to non-conduct are coupled to the devices through optical signals. The effects of undesired parasitic signals which distort the desired signal are compensated for by capacitors in the circuit. The speed of operation for the circuit is substantially higher than can be achieved using phototransistor detection methods.

Low Temperature Coefficient Logarithmic Electronic Gain Controlled Amplifier

View page
US Patent:
44132352, Nov 1, 1983
Filed:
Feb 23, 1981
Appl. No.:
6/236944
Inventors:
Barry L. Jason - Bedford TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H03F 345
H03G 310
US Classification:
330254
Abstract:
An integratable amplifier circuit with logarithmic electronic gain control capability. The circuit is suitable for audio applications and permit logarithmic control of volume with an external potentiometer without need to send the audio signal through control lines. In addition, the temperature coefficient of the gain is maintained at a very low level over a wide gain range.

Variable Gain Transconductance Amplifier And Variable Bandwidth Filter

View page
US Patent:
48810436, Nov 14, 1989
Filed:
Sep 12, 1988
Appl. No.:
7/242998
Inventors:
Barry L. Jason - Bedford TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
H03F 345
US Classification:
330252
Abstract:
A variable gain transconductance amplifier wherein complimentary input followers are used in conjunction with the multiplier to provide a high input impedance. A pair of multiplier input devices are embedded in the input followers to reduce the supply voltage used by the multiplier and to improve signal handling capability while reducing the supply voltage required. Further, these variable gain transconductance amplifiers are used in active filters to provide adjustment of the bandwidth without affecting the center frequency.
Barry L Jason from Keller, TX, age ~71 Get Report