Search

Ali D Anvar

from Pleasanton, CA
Age ~48
Get Report
Also known as:
Anvar Ali, Ali C Anvar, Tara Anvar, Ali Navar
Phone and address:
4536 Las Lomitas Dr, Pleasanton, CA 94566
(925) 523-3252
Related to:
Tara D AnvarSeyed F Anvar, 76Hajar Anvar, 49Khalil Anvar, 39Kim R Edmondson, 64Karimi Ali
Connected to:
Aladdin A Anvar, 66Artin Anvar, 46Erfan Anvari, 47Mehdi S Anvarian, 60Dinesh K Anvekar, 66Peter E Anvelt, 64Robert B Anver, 92Piero Anversa, 85Teri L Anvid, 62Douglas Anvik, 49

Ali Anvar Phones & Addresses

  • 4536 Las Lomitas Dr, Pleasanton, CA 94566 (925) 523-3252
  • 28 Alicante, Aliso Viejo, CA 92656
  • Lake Forest, CA
  • Irvine, CA
  • Alameda, CA
  • Orange, CA
  • 4536 Las Lomitas Dr, Pleasanton, CA 94566

Work

Position: Machine Operators, Assemblers, and Inspectors Occupations

Resumes

Resumes

Ali Anvar Photo 1

Master R And D Engineer

View page
Location:
San Francisco, CA
Industry:
Semiconductors
Work:
Broadcom Jul 2000 - Feb 2016
Senior Principal Design Engineer
Broadcom Jul 2000 - Feb 2016
Master R and D Engineer
Education:
Uc Irvine 2003 - 2007
Master of Science, Masters, Electrical Engineering University of Tehran 1995 - 1998
Bachelors, Bachelor of Science, Electrical Engineering
Skills:
Soc
Asic
Verilog
Mixed Signal
Digital Signal Processors
Simulations
Ic
Matlab
Semiconductors
Vlsi
Integrated Circuit Design
Algorithms
Circuit Design
Electrical Engineering
C++
Electronics
Rtl Design
Cmos
Labview
R&D
Very Large Scale Integration
Integrated Circuits
Application Specific Integrated Circuits
Languages:
Farsi
Ali Anvar Photo 2

Ali Anvar

View page

Publications

Wikipedia

Anvar Ali

View page

Anvar Ali (born 1966) is a Malayalam poet who wrote Mazhakkalam, which is a collection of 27 poems. This book won the Kanakasree Award of Kerala Sahithya Academy in 2000 ...

Us Patents

Distributed, Highly Configurable Modular Predecoding

View page
US Patent:
6760243, Jul 6, 2004
Filed:
Jun 21, 2002
Appl. No.:
10/177001
Inventors:
Gil I. Winograd - Aliso Viejo CA
Esin Terzioglu - Aliso Viejo CA
Cyrus Afghahi - Mission Viejo CA
Ali Anvar - Irvine CA
Sami Issa - Phoenix AZ
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
G11C 502
US Classification:
365 63, 365 51
Abstract:
The present invention relates to a system and method for providing distributed, highly configurable modular predecoding. The system includes a hierarchical memory structure, including a predecoder adapted to perform a first layer of address predecoding and at least one local predecoder interacting with the global predecoder and adapted to perform a second layer of address predecoding.

Non-Volatile Memory Apparatus And Method Capable Of Controlling The Quantity Of Charge Stored In Memory Cells

View page
US Patent:
6842379, Jan 11, 2005
Filed:
Feb 13, 2003
Appl. No.:
10/365913
Inventors:
Zeynep Toros - Irvine CA, US
Esin Terzioglu - Aliso Viejo CA, US
Ahmad O. Siksek - Irvine CA, US
Gil I. Winograd - Aliso Viejo CA, US
Ali Anvar - Lake Forest CA, US
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
G11C 1634
US Classification:
36518522, 36518503, 36518519, 36518521
Abstract:
A digital memory system () includes a memory cell (), a bit line (), a voltage generator () a controller () and a charge integrity estimating module (). A series of successively larger operating voltages are transmitted to the cell from the voltage generator. The controller determines whether a predetermined value has been stored in the cell. The charge integrity estimating module detects the quantity of charge in the memory cell, for example, by using a sense amplifier ().

Synchronous Controlled, Self-Timed Local Sram Block

View page
US Patent:
6882591, Apr 19, 2005
Filed:
Oct 23, 2003
Appl. No.:
10/692230
Inventors:
Gil I. Winograd - Aliso Viejo CA, US
Esin Terzioglu - Aliso Viejo CA, US
Ali Anvar - Irvine CA, US
Sami Issa - Phoenix AZ, US
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
G11C008/00
US Classification:
36523003, 365 63
Abstract:
The present invention relates to a synchronous self timed memory device. The device includes a plurality of memory cells forming a cell array, at least one local decoder interfacing with the cell array, at least one local sense amplifier and at least one local controller. One embodiment relates to a memory device comprising a muxing device and at least one cluster device coupled to the muxing device. Another embodiment comprises a method of performing at least one of a read and write operation in a memory device. The method comprises activating at least one cluster device in the memory device and firing at least one sense amp in the at least one cluster device.

Distributed, Highly Configurable Modular Predecoding

View page
US Patent:
6898145, May 24, 2005
Filed:
May 10, 2004
Appl. No.:
10/842160
Inventors:
Gil I. Winograd - Aliso Viejo CA, US
Esin Terzioglu - Aliso Viejo CA, US
Cyrus Afghahi - Mission Viejo CA, US
Ali Anvar - Irvine CA, US
Sami Issa - Phoenix AZ, US
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
G11C008/00
US Classification:
36523006, 365 63, 36523003
Abstract:
The present invention relates to a system and method for providing distributed, highly configurable modular predecoding. The method comprising forming a hierarchical memory structure including forming a first portion of the hierarchical memory structure adapted to perform a first layer of address predecoding. The method further comprises forming a second portion of the hierarchical memo structure interacting with at least the first portion and adapted to perform a second layer of address predecoding.

Synchronous Global Controller For Enhanced Pipelining

View page
US Patent:
6928026, Aug 9, 2005
Filed:
Jun 21, 2002
Appl. No.:
10/177311
Inventors:
Ali Anvar - Irvine CA, US
Gil I. Winograd - Aliso Viejo CA, US
Esin Terzioglu - Aliso Viejo CA, US
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
G11C008/00
US Classification:
365233, 36523006
Abstract:
The present invention relates to a system and method for processing the read and write operations in a memory architecture. The system processing the read and write operations includes at least one local memory block and a synchronously controlled global controller coupled to the local memory block and adapted to extend the high portion of a clock pulse. The method for processing the read and write operations includes skewing a clock pulse using at least one word line interfacing with the global controller.

Synchronous Controlled, Self-Timed Local Sram Block

View page
US Patent:
6947350, Sep 20, 2005
Filed:
Nov 12, 2003
Appl. No.:
10/712383
Inventors:
Gil I. Winograd - Aliso Viejo CA, US
Esin Terzioglu - Aliso Viejo CA, US
Ali Anvar - Irvine CA, US
Sami Issa - Phoenix AZ, US
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
G11C008/00
US Classification:
365233, 365 63, 36523003
Abstract:
The present invention relates to a synchronous self timed memory device. The device includes a plurality of memory cells forming a cell array, at least one local decoder interfacing with the cell array, at least one local sense amplifier and at least one local controller. The local sense amplifier interfaces with at least the decoder and cell array, and is adapted to precharge and equalize at least one line coupled thereto. The local controller interfaces with and coordinates the activities of at least the local decoder and sense amplifier. One embodiment of the present invention relates to a memory device comprising a plurality of synchronous controlled global elements and a plurality of self-timed local elements. In this embodiment, at least one of the self-timed local elements interfaces with the synchronous controlled global element.

System And Method For Controlling Logical Value And Integrity Of Data In Memory Systems

View page
US Patent:
6970382, Nov 29, 2005
Filed:
Dec 29, 2004
Appl. No.:
11/024560
Inventors:
Zeynep Toros - Irvine CA, US
Esin Terzioglu - Aliso Viejo CA, US
Ahmad O. Siksek - Irvine CA, US
Gil I. Winograd - Aliso Viejo CA, US
Ali Anvar - Lake Forest CA, US
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
G11C016/34
US Classification:
36518522, 36518521, 36518519, 36518503
Abstract:
In a digital memory system, systems and methods that control a logical value and an integrity of data represented by charge are provided. In one embodiment, a bit line is coupled to the cell. A voltage generator is arranged to generate a plurality of cell operating voltages varying in response to a voltage control signal. A controller generates a control signal, stores a predetermined one of logical values in a cell by generating a series of operating voltages, transmits the series of operating voltages, and determines whether the predetermined one of the logical values has been stored in the cell in response to a voltage on the bit line. The controller includes a charge integrity estimating module and determines whether the predetermined one of the logical values has been stored in the cell by initiating the operation of the charge integrity estimating module.

Apparatus And Method Of Image Processing To Avoid Image Saturation

View page
US Patent:
7145188, Dec 5, 2006
Filed:
Aug 15, 2005
Appl. No.:
11/203287
Inventors:
Esin Terzioglu - Aliso Viejo CA, US
Mehdi Hatamian - Coto De Caza CA, US
Ali Anvar - Aliso Viejo CA, US
Assignee:
Broadcom Corporation - Irvine CA
International Classification:
H01L 27/10
US Classification:
257208, 257209
Abstract:
An imaging device includes a plurality of photo-diodes that operate as optical pixels arranged in a plurality of columns on a single CMOS substrate. The outputs of the multiple pixel sensors, or photo-diodes, are examined to determine if a one pixel, or a region of pixels are in saturation. If so, then the pixel gain is adjusted to correct or compensate for the image distortion in the region. For example, the gain of the charging amplifier or operational amplifier can be adjusted to correct for saturation. This can be done in real-time since hardware is being tuned for the correction instead of software.
Control profile
Ali D Anvar from Pleasanton, CA, age ~48 Get Report