Search

Alessandro D Geist

from Bethesda, MD
Age ~43
Get Report
Also known as:
Alessandro Daniel Geist, Alessandr D Geist, Alessndro D Geist
Phone and address:
5213 Elsmere Ave, Bethesda, MD 20814
Related to:
Craig E Geist, 72Margaret M GeistJohn C GeistJohn C Krause, 41Jon C Geist, 81Michael GeistJ C Geist
Connected to:
Adam W Geist, 61Alicia R Geist, 39Amelia M Geist, 75Anthony K Geist, 49Brandy J Geist, 41Brendon K Geist, 27Brittany Geist, 33Brody F Geist, 44Debora A Geist, 65Donald C Geist, 47

Alessandro Geist Phones & Addresses

  • 5213 Elsmere Ave, Bethesda, MD 20814
  • Herndon, VA
  • Silver Spring, MD

Work

Company: Nasa glenn research center Position: Computer engineer

Industries

Defense & Space

Resumes

Resumes

Alessandro Geist Photo 1

Principal Engineer, Science Data Processing Branch

View page
Location:
Washington, DC
Industry:
Defense & Space
Work:
NASA Glenn Research Center
Computer Engineer

Publications

Us Patents

Radiation-Hardened Hybrid Processor

View page
US Patent:
20110099421, Apr 28, 2011
Filed:
Aug 11, 2010
Appl. No.:
12/854490
Inventors:
Alessandro Geist - Bethesda MD, US
Thomas P. Flatley - Hungtington MD, US
Michael R. Lin - Ellicott City MD, US
David J. Petrick - Severna Park MD, US
International Classification:
G06F 11/16
US Classification:
714 10, 714E11061
Abstract:
A processing system having a small form factor and configured to connect to an external platform. The processing system includes input interfaces configured to receive an input signal to be processed; a radiation tolerant field programmable gate array including processors configured to process the input signal; memory containing reconfigurable instructions for the processors that, when the reconfigurable instructions are executed, process the input signal and obtain the output signal; output interfaces configured to send the output signal to the external platform; and a reset logic element configured to selectively reset the field programmable gate array and at least one of the processors in response to a reset command. The input interfaces include at least one gigabit Ethernet interface and at least one space-rated balanced voltage digital interface circuit. The output interfaces include at least one serial advanced technology attachment interface and at least one space-rated balanced voltage digital interface circuit.

Radiation-Hardened Processing System

View page
US Patent:
20110107158, May 5, 2011
Filed:
Aug 11, 2010
Appl. No.:
12/854546
Inventors:
Daniel C. Espinosa - North Bethesda MD, US
Alessandro Geist - Bethesda MD, US
Daivd J. Petrick - Severna Park MD, US
Thomas P. Flatley - Huntington MD, US
Jeffrey C. Hosler - Annapolis MD, US
Gary A. Crum - Silver Spring MD, US
Manuel Buenfil - Olney MD, US
International Classification:
G06F 11/16
G06F 12/00
US Classification:
714 54, 711103, 714E11056
Abstract:
A processing system including an FPGA having a dual port RAM and for use in hostile environments. The FPGA includes three portions: a C&DH portion; a first scratch pad portion receiving a first set of data, processing the first set of data, and outputting a first set of processed data to a first location of the RAM; and a second scratch pad portion receiving a second set of data identical to the first set of data, processing the second set of data in the same way that the first set of data is processed, and outputting a second set of processed data to a second location of the RAM. The C&DH portion compares the first set of processed data to the second set of processed data and, if the first set of processed data is the same as the second set of processed data, outputs one set of processed data.
Control profile
Alessandro D Geist from Bethesda, MD, age ~43 Get Report