Peter Beerel - Encino CA, US Andrew Lines - Calabasas CA, US Qing Wu - Irvine CA, US
Assignee:
Fulcrum Microsystems, Inc.
International Classification:
G06F017/50
US Classification:
716/018000, 716/006000
Abstract:
Methods and apparatus are described for facilitating physical synthesis of an integrated circuit design. A set of paths between observable nodes in a netlist representing the circuit design is generated. Each path corresponds to a sequence of signal transitions. Transistors represented in the netlist are sized to attempt to meet a delay constraint for each path. The delay constraint corresponds to a unit delay times the number of signal transitions in the corresponding path. A plurality of individual delays of different durations are allocated among the transitions for at least one of the paths to meet the delay constraint. At least one of the individual delays exceeds the unit delay.