Search

Lin Zhen H Tan

from Daly City, CA
Age ~62

Lin Tan Phones & Addresses

  • 284 Belhaven Ave, Daly City, CA 94015 (650) 992-5507 (650) 992-9440 (650) 992-9445
  • El Cerrito, CA
  • San Francisco, CA
  • South San Francisco, CA
  • San Mateo, CA

Resumes

Resumes

Lin Tan Photo 1

Lin Tan

View page
Location:
United States
Lin Tan Photo 2

Lin Tan

View page
Location:
United States
Lin Tan Photo 3

Lin Tan

View page
Location:
United States
Work:
The Ohio Department of Taxation 2002 - 2012
Auditor

Business Records

Name / Title
Company / Classification
Phones & Addresses
Lin Tan
LGT MATERIAL TECHNOLOGY LLC

Publications

Us Patents

Method For Distributed Clipping Outside Of View Volume

View page
US Patent:
20100271370, Oct 28, 2010
Filed:
May 19, 2010
Appl. No.:
12/783433
Inventors:
Mike M. Cai - Newark CA, US
Lin Tan - Cupertino CA, US
Frido Garritsen - Hayward CA, US
Ming Chen - San Jose CA, US
Assignee:
Vivante Corporation - Sunnyvale CA
International Classification:
G06T 15/10
US Classification:
345423
Abstract:
A distributed clipping scheme is provided, view frustum culling is distributed in several places in a graphics processing pipeline to simplify hardware implementation and improve performance. In general, many 3D objects are outside viewing frustum. In one embodiment, clipping is performed on these objects with a simple algorithm in the PA module, such as near Z clipping, trivial rejection and trivial acceptance. In one embodiment, the SE and RA modules perform the rest of clipping, such as X, Y and far Z clipping. In one embodiment, the SE module performs clipping by way of computing a initial point of rasterization. In one embodiment, the RA module performs clipping by way of conducting the rendering step of the rasterization process. This approach distributes the complexity in the graphics processing pipeline and makes the design simpler and faster, therefore design complexity, cost and performance may all be improved in hardware implementation.

Virtualized Gpu In A Virtual Machine Environment

View page
US Patent:
20110102443, May 5, 2011
Filed:
Dec 4, 2009
Appl. No.:
12/631662
Inventors:
Asael Dror - San Francisco CA, US
Hao Zhang - Sunnyvale CA, US
B. Anil Kumar - Saratoga CA, US
Stuart Ray Patrick - Bellevue WA, US
Neal D. Margulis - Woodside CA, US
Lin Tan - Cupertino CA, US
Pandele Stanescu - Santa Clara CA, US
Martin Amon - Palo Alto CA, US
Miriam Barbara Sedman - Palo Alto CA, US
Assignee:
Microsoft Corporation - Redmond WA
International Classification:
G06T 1/00
US Classification:
345522
Abstract:
Methods and systems are disclosed for virtualizing a graphics accelerator such as a GPU. In one embodiment, a GPU can be paravirtualized. Rather than modeling a complete hardware GPU, paravirtualization may provide for an abstracted software-only GPU that presents a software interface different from that of the underlying hardware. By providing a paravirtualized GPU, a virtual machine may enable a rich user experience with, for example, accelerated 3D rendering and multimedia, without the need for the virtual machine to be associated with a particular GPU product.

Method For Distributed Clipping Outside Of View Volume

View page
US Patent:
7746355, Jun 29, 2010
Filed:
Jan 24, 2007
Appl. No.:
11/657966
Inventors:
Mike Cai - Newark CA, US
Lin Tan - Cupertino CA, US
Frido Garritsen - Hayward CA, US
Ming Chen - San Jose CA, US
Assignee:
Vivante Corporation - Sunnyvale CA
International Classification:
G09G 5/00
US Classification:
345620, 345623, 345624
Abstract:
A distributed clipping scheme is provided, view frustum culling is distributed in several places in a graphics processing pipeline to simplify hardware implementation and improve performance. In general, many 3D objects are outside viewing frustum. In one embodiment, clipping is performed on these objects with a simple algorithm in the PA module, such as near Z clipping, trivial rejection and trivial acceptance. In one embodiment, the SE and RA modules perform the rest of clipping, such as X, Y and far Z clipping. In one embodiment, the SE module performs clipping by way of computing a initial point of rasterization. In one embodiment, the RA module performs clipping by way of conducting the rendering step of the rasterization process. This approach distributes the complexity in the graphics processing pipeline and makes the design simpler and faster, therefore design complexity, cost and performance may all be improved in hardware implementation.

Virtualized Gpu In A Virtual Machine Environment

View page
US Patent:
20170323418, Nov 9, 2017
Filed:
Jun 5, 2017
Appl. No.:
15/614466
Inventors:
- Redmond WA, US
Hao ZHANG - Sunnyvale CA, US
B. Anil KUMAR - Saratoga CA, US
Stuart Ray PATRICK - Bellevue WA, US
Neal D. MARGULIS - Woodside CA, US
Lin TAN - Cupertino CA, US
Pandele STANESCU - Santa Clara CA, US
Martin AMON - Palo Alto CA, US
Miriam Barbara SEDMAN - Palo Alto CA, US
International Classification:
G06T 1/20
G06F 9/455
G06F 9/455
Abstract:
Techniques are described for providing graphics functionality. In a first partition, a software interface comprising graphics capabilities that are abstracted from capabilities of the graphics accelerator device is loaded. In a second partition loading, a graphics capturing and rendering process is loaded. The software interface on the first partition receives a request to render graphics. The request is based on the abstracted graphics capabilities. The graphics capturing and rendering process renders the requested graphics on the second partition. The abstracted graphics capabilities are effectuated in accordance with the capabilities of the graphics accelerator device. The capturing process executing on the second partition provides the rendered graphics to the first partition.
Lin Zhen H Tan from Daly City, CA, age ~62 Get Report