Search

James S Ho

from San Francisco, CA
Age ~47

James Ho Phones & Addresses

  • 118 Byxbee St, San Francisco, CA 94132
  • Castro Valley, CA
  • 545 Sycamore Ln, Davis, CA 95616 (530) 756-4061
  • Richmond, CA

Professional Records

Medicine Doctors

James Ho Photo 1

Dr. James Y Ho, Berkeley CA - DMD (Doctor of Dental Medicine)

View page
Specialties:
Endodontics
Address:
3017 Telegraph Ave Suite 200, Berkeley, CA 94705
(510) 848-2001 (Phone), (510) 848-2003 (Fax)
Languages:
English
James Ho Photo 2

Dr. James S Ho, Palo Alto CA - DMD (Doctor of Dental Medicine)

View page
Specialties:
Dentistry
Address:
850 Middlefield Rd Suite 3, Palo Alto, CA 94301
(650) 324-4900 (Phone), (650) 324-4165 (Fax)
Languages:
English
James Ho Photo 3

James C. Ho

View page
Specialties:
Family Medicine
Work:
Chaffey Medical GroupUpland Grove Medical Group
1330 San Bernardino Rd STE B, Upland, CA 91786
(909) 981-0608 (phone), (909) 982-5327 (fax)
Education:
Medical School
University of Tennessee College of Medicine at Memphis
Graduated: 1992
Procedures:
Vaccine Administration
Conditions:
Allergic Rhinitis
Chronic Renal Disease
Chronic Sinusitis
Diabetes Mellitus (DM)
Gastritis and Duodenitis
Languages:
Chinese
English
Spanish
Description:
Dr. Ho graduated from the University of Tennessee College of Medicine at Memphis in 1992. He works in Upland, CA and specializes in Family Medicine. Dr. Ho is affiliated with San Antonio Regional Hospital.
James Ho Photo 4

James T Ho

View page
Specialties:
Ophthalmology
General Practice
Education:
Yeshiva University (1978)
James Ho Photo 5

James Ping Ho

View page
Specialties:
Family Medicine
Critical Care Medicine
Education:
Medical College of Ohio (1982)
James Ho Photo 6

James Pham Ho

View page
Specialties:
Internal Medicine
James Ho Photo 7

James Newton Ho

View page
Specialties:
Pathology
Anatomic Pathology & Clinical Pathology
Hematology
Hematology
Education:
University of Missouri at Kansas City (1988)
James Ho Photo 8

James Juiming Ho

View page
Specialties:
Internal Medicine
Emergency Medicine
Education:
Ross University (1996)

Lawyers & Attorneys

James Ho Photo 9

James Chiun-Yue Ho - Lawyer

View page
Licenses:
Virginia - Authorized to practice law 2000

Resumes

Resumes

James Ho Photo 10

James Ho

View page
Work:
FREMANTLEMEDIA NA

2014 to 2014
Distribution Intern

Various

2010 to 2013
FREELANCE

Education:
Chapman University Dodge College of Film and Media Arts
2012 to 2014
BFA

Ngee Ann Polytechnic School of Film & Media Studies
2007 to 2010
Diploma in Film

Yuan Ching Secondary School
2003 to 2006
O Level

James Ho Photo 11

James Ho San Francisco, CA

View page
Work:
Tek Systems

Aug 2014 to 2000
Field Technician

Daly City Police Department
Daly City, CA
Mar 2014 to Aug 2014
Daly City Police Officer

San Jose Police Department
San Jose, CA
Apr 2013 to Mar 2014
San Jose Police Officer

T-Mobile USA
Concord, CA
Sep 2007 to Apr 2013
Senior Transport Design Engineer

T-Mobile USA
San Francisco, CA
Jan 2006 to Sep 2007

Cingular Wireless
San Francisco, CA
Jan 2004 to Dec 2005
MSC/BSC Technician

NOC
Pleasanton, CA
Jun 2001 to Dec 2003
Controller

Commercial Bank of San Francisco
San Francisco, CA
Sep 1997 to Jun 2001
Teller/ Wire Administrator

Education:
Skyline College
San Bruno, CA
Jun 2009
Associate in Telecommunication and Wireless Technology

James Ho Photo 12

James Ho Union City, CA

View page
Work:
Ceesquared LLC

Jan 2012 to 2000
Project Supervisor

Ascent Media System and Technology Services
San Jose, CA
Jan 2007 to May 2011
Senior System Technician/Project Lead

United Parcel Service (UPS)
Oakland, CA
Nov 2005 to Jan 2007
Industrial Engineering/Manager

Zomax Inc
Milpitas, CA
May 2004 to Nov 2005
Buyer/Planner

Education:
California State University
Hayward, CA
Jun 2004
Bachelor of Science in Industrial Engineering

San Jose State University
1998 to 2000
Bachelor of Science in Electrical Engineering

Business Records

Name / Title
Company / Classification
Phones & Addresses
Mr James Ho
Manager
Systems Engineering Group LLC
Fire Protection Consultants. Electronic Equipment & Suppliers - Service & Repair
1888 Kalakaua Ave, Suite C312, Honolulu, HI 96815
(551) 229-3xxx
James Ho
President
Quantum Financial Services Canada Ltd
Q F S
Financing Consultants
800 5951 No 3 Rd, Richmond, BC V6X 2E3
(604) 821-1922
James Ho
President
R C G Forex Service Corp
RCG Forex Service Corp
Foreign Currency Exchange Broker
800 5951 No 3 Rd, Richmond, BC V6X 2E3
(604) 821-1977, (604) 821-1911
James Ho
Manager
C H M B 1320 A M Radio
Overseas Chinese Voice A M 1320. A M 1320 Overseas Chinese Voice
Radio Stations & Broadcasting Companies
100 1200 W 73 Ave, Vancouver, BC V6P 6G5
(604) 263-1320, (604) 263-0320
James Ho
President
Quantum Financial Services Canada Ltd
Financing Consultants
(604) 821-1922
James Ho
President
R C G Forex Service Corp
Foreign Currency Exchange Broker
(604) 821-1977, (604) 821-1911
James S. Ho
President
James Ho, DMD, MPH, A Professional Dental Corporation
Health, Wellness and Fitness · Offices and Clinics of Dentists
4191 El Camino Real, Palo Alto, CA 94306
850 Middlefield Rd, Palo Alto, CA 94301
James Ho
President
JSPEED DESIGN AUTOMATION, INC
Computer Systems Design
1625 The Alameda STE 403, San Jose, CA 95126

Publications

Us Patents

Detection Of A Closed Loop Voltage

View page
US Patent:
7102393, Sep 5, 2006
Filed:
Sep 30, 2004
Appl. No.:
10/956357
Inventors:
Vincent S. Tso - Milpitas CA, US
James B. Ho - San Jose CA, US
Assignee:
Exar Corporation - Fremont CA
International Classification:
H03K 5/22
G01R 19/00
US Classification:
327 53, 327 78
Abstract:
To detect whether a closed-loop's voltage is out of range, a voltage detector includes first and second transistors that deliver first and second currents respectively to first and second high impedance nodes. The voltage detector further includes third and fourth transistors that draw third and fourth currents respectively from the first and second nodes. The first and second currents are scaled replicas of a current flowing through a current source of a voltage-to-current converter that converts the close-loop's voltage to a current and supplies a first voltage to the first and second transistors. The third and fourth currents are scaled replicas of a different current flowing through a current mirror of the voltage-to-current converter and that supplies a second voltage to the third and fourth transistors.

Low Power Charge Pump

View page
US Patent:
7834672, Nov 16, 2010
Filed:
Feb 10, 2007
Appl. No.:
11/673569
Inventors:
Christopher G. Arcus - San Jose CA, US
Vincent Tso - Milpitas CA, US
James Ho - San Jose CA, US
Assignee:
Exar Corporation - Fremont CA
International Classification:
H03L 7/06
US Classification:
327157
Abstract:
A charge pump is configured to control current flow at an output node in response to input signals. A plurality of control signals are generated based upon the input signals. The control signals operate to control the timing and duration of current flows within the charge pump and to thereby reduce charge pump power consumption. Based upon the control signals, the conductivity of a first path between a power supply and the output node and a second path between the output node and a ground potential is varied. Optionally, the charge pump is disposed as part of a phase-locked loop (PLL), the input signals are produced by a phase/frequency detector, and current flow at the output node controls an oscillator element.

Delivery Of Projections For Rendering

View page
US Patent:
8564595, Oct 22, 2013
Filed:
Jul 26, 2012
Appl. No.:
13/559453
Inventors:
James Ho - Mill Valley CA, US
Szymon Swistun - Belmont CA, US
Sulabh Patel - San Mateo CA, US
Nils Jonas Norberg - San Francisco CA, US
Assignee:
Zynga Inc. - San Francisco CA
International Classification:
G09G 5/00
US Classification:
345426, 245582
Abstract:
A workflow for 3D content authoring, delivery, and rendering is facilitated based on pre-authored image projections to obtain improvements in authoring efficiency. Additionally, a content delivery platform centered on such pre-authored image projections provides a mechanism for significantly improving streaming efficiency for 3D worlds. Multiple images encode primary surface detail of 3D worlds in real-time applications. Examples of such projections include images that can be as rich as film frames, feature animation frames, high end digital renders, concept paintings, or any suitable combination thereof. An algorithm for improved image projection camera path trajectories, sampling selection, and blending may be implemented by various systems and methods to facilitate smooth transitions during movements of a player within a game set in the 3D space. In addition, a back-projection technique may be implemented by various systems and methods to propagate revisions of one or more projections.

Clock And Data Recovery Circuit For Return-To-Zero Data

View page
US Patent:
20030190001, Oct 9, 2003
Filed:
Apr 8, 2002
Appl. No.:
10/118661
Inventors:
Roubik Gregorian - Saratoga CA, US
Mir Ghaderi - Cupertino CA, US
James Ho - San Jose CA, US
Vincent Tso - Milpitas CA, US
Assignee:
Exar Corporation - Fremont CA
International Classification:
H04L007/02
US Classification:
375/361000, 327/009000
Abstract:
A converting circuit which converts RZ data into intermeidate NRZ data. The intermediate NRZ data is then sampled to detect a phase of the intermediate NRZ data, which corresponds to the phase of the RZ data. In a preferred embodiment, the converting circuit is incorporated in a modified Hogge NRZ phase detector. A toggle flip-flop is placed in front of the Hogge phase detector. Since the toggle flip-flop is triggered by the leading edge of the RZ pulse, it essentially converts the RZ data into intermediate NRZ data. An exclusive-OR gate samples two different output stages of the Hogge NRZ phase detector, with the output stages being separated by an interim stage to provide a clock delay. The output of the exclusive-OR gate is an intermediate NRZ signal that corresponds to the input RZ data stream, which can then be sampled. The exclusive-OR gates inside the Hogge phase detector are used, as in the Hogge phase detector, to produce the up and down signals provided to a charge pump that is part of a PLL. The insertion of the toggle flip-flop allows these same exclusive-OR gates to perform the same function in the present invention.

Method And Apparatus For Placing Repeater Banks In Integrated Circuit Design

View page
US Patent:
20040025131, Feb 5, 2004
Filed:
Aug 5, 2002
Appl. No.:
10/213657
Inventors:
Sunil Walia - Sunnyvale CA, US
James Ho - Sunnyvale CA, US
Harpreet Anand - Fremont CA, US
Yoganand Chillarige - Sunnyvale CA, US
Assignee:
Sun Microsystems, Inc., a Delware Corporation
International Classification:
G06F017/50
US Classification:
716/010000, 716/007000
Abstract:
A method for placing repeater banks in an integrated circuit (IC) design, the IC design including a plurality of circuit blocks placed in an IC design area, the method includes (a) obtaining information of virtual coordinates of virtual repeaters, the virtual repeaters being inserted individually in signal paths between the circuit blocks, the virtual coordinates representing physical location of each of the virtual repeaters in the IC design area, (b) dividing the IC design area into a plurality of sections, (c) determining, for each of the sections, a quantity of the virtual repeaters having the virtual coordinates within the section, (d) clustering, for each of the sections, the virtual repeaters into a repeater bank having a selected size in accordance with the quantity of the virtual repeaters in the section, and (e) assigning to each of the repeater banks a location to be placed within the corresponding section.

Detection Of A Closed Loop Voltage

View page
US Patent:
20060238263, Oct 26, 2006
Filed:
Jun 30, 2006
Appl. No.:
11/428325
Inventors:
Vincent Tso - Milpitas CA, US
James Ho - San Jose CA, US
Assignee:
Exar Corporation - Fremont CA
International Classification:
H03L 7/00
US Classification:
331016000
Abstract:
To detect whether a closed-loop's voltage is out of range, a voltage detector includes first and second transistors that deliver first and second currents respectively to first and second high impedance nodes. The voltage detector further includes third and fourth transistors that draw third and fourth currents respectively from the first and second nodes. The first and second currents are scaled replicas of a current flowing through a current source of a voltage-to-current converter that converts the close-loop's voltage to a current and supplies a first voltage to the first and second transistors. The third and fourth currents are scaled replicas of a different current flowing through a current mirror of the voltage-to-current converter and that supplies a second voltage to the third and fourth transistors.

Power Supply Self-Adjusted Circuit For Dual Or Multiple Voltage Integrated Circuits

View page
US Patent:
58251669, Oct 20, 1998
Filed:
Mar 4, 1996
Appl. No.:
8/615883
Inventors:
Vincent S. Tso - Milpitas CA
James B. Ho - San Jose CA
Assignee:
Sierra Semiconductor - San Jose CA
International Classification:
G08C 1904
US Classification:
323299
Abstract:
A power supply self adjusted circuit that can sense a power supply voltage and detect whether the power supply is of a first value (e. g. , 5V) or a second value (e. g. , 3. 3 V). In the case of a modem system, the power supply self adjusted circuit then adjusts the modem system accordingly. Hence, using this circuit, a modem or other signal processing circuit can be designed to work for both 5V and 3. 3V power supply systems, for example. Futhermore, the power supply self adjusted circuit enables a modem system to automatically adjust itself when the power supply is switched from 5V to 3. 3V or vice versa, without any manual intervention from the user. This capability is important for increasingly-popular PC Card- modems.

Media Content Management Device

View page
US Patent:
20180191827, Jul 5, 2018
Filed:
Dec 23, 2017
Appl. No.:
15/853785
Inventors:
- San Jose CA, US
Christopher Hansen Bourdon - San Francisco CA, US
James Chia Ho Chou - San Francisco CA, US
Laurent Baumann - Campbell CA, US
International Classification:
H04L 29/08
H04W 88/02
H04W 84/12
Abstract:
A media content management device includes one or more memory devices storing instructions, and one or more processors configured to execute the instructions to perform steps of a method for providing management of media content. The device may receive media content from a data source and determine a set of media operations that can be performed by the device on a locally stored copy of the media content on the storage means or by a cloud storage system on a remotely stored copy. Based on whether the cloud storage system is reachable, a first media operation may be performed on the remotely stored copy of the media content or on the locally stored copy of the media content. The device may open a communication path with a user device and transmit a portion of the media content to the user device before uploading to the cloud storage system is complete.

Isbn (Books And Publications)

Decomp: An Implementation of Dantzig-Wolfe Decomposition for Linear Programming

View page
Author

James K. Ho

ISBN #

0387971548

Linear and Dynamic Programming With Lotus 1-2-3

View page
Author

James Ho

ISBN #

0685176738

Wikipedia References

James Ho Photo 13

James C. Ho

James S Ho from San Francisco, CA, age ~47 Get Report