Search

Bob Yu Phones & Addresses

  • San Ramon, CA

Resumes

Resumes

Bob Yu Photo 1

Assistant Director At Moody's Analytics

View page
Location:
San Francisco Bay Area
Industry:
Financial Services
Bob Yu Photo 2

Sales Man

View page
Work:
Honeymoon
Sales Man
Bob Yu Photo 3

Bob Yu

View page
Bob Yu Photo 4

Product Manager And Ux Designer

View page
Location:
San Francisco Bay Area
Industry:
Internet
Bob Yu Photo 5

Bob Yu

View page
Location:
San Francisco Bay Area
Industry:
Computer Software
Bob Yu Photo 6

Bob Yu

View page
Location:
San Francisco Bay Area
Industry:
Law Practice
Bob Yu Photo 7

Global Director, Ecommerce At Sony Corp.

View page
Location:
San Francisco Bay Area
Industry:
Consumer Electronics
Bob Yu Photo 8

Bob Yu

View page
Location:
San Francisco Bay Area
Industry:
Architecture & Planning

Business Records

Name / Title
Company / Classification
Phones & Addresses
Bob Yu
President
CHRISTIAN WITNESS FELLOWSHIP
7340 Waldo Ln, El Cerrito, CA 94530

Publications

Us Patents

Systematic Approach For Applying Recommended Rules On A Circuit Layout

View page
US Patent:
7487479, Feb 3, 2009
Filed:
Jul 6, 2006
Appl. No.:
11/482355
Inventors:
Shobhit Malik - Sunnyvale CA, US
Hsiu-Nien Chen - San Jose CA, US
Bob Yu - Fremont CA, US
Wai Kit Leong - San Jose CA, US
Assignee:
Sun Microsystems, Inc. - Santa Clara CA
International Classification:
G06F 17/50
US Classification:
716 5, 716 1
Abstract:
A method and apparatus for enforcing design for manufacturability rules on a circuit layout is provided. A tool receives a first set of design rules, to be applied to the circuit layout, which must be followed. The tool also receives a second set of design rules, to be to the circuit layout, which may be followed. The first set of design rules may be supplied by an employer or followed by a design team, and the second set of design rules may correspond to a set of design for manufacturability (DFM) rules. The tool applies the first set of design rules and the second set of design rules to the circuit layout to generate a revised circuit layout. The revised circuit layout conforms to each of the first set of design rules, and conforms to as many design rules in the second set of design rules as possible.
Bob Yu from San Ramon, CA Get Report