Search

Anh M Ly

from San Jose, CA
Get Report
Related to:
Christina HoangTu V HoangLy H PhuCurtis Hoang, 50Huy Ly, 53Hoa T Ly, 56Phu Ly, 67
Connected to:
Amadou T Ly, 70Amber A Ly, 46Asia N Ly, 46Bora S Ly, 43Brannon D Ly, 53Bunlim Ly, 46Bunna N Ly, 69Bunthoeun Ly, 65Carole Ly, 54Caroline T Ly, 44

Anh Ly Phones & Addresses

  • San Jose, CA
  • Hayward, CA

Professional Records

License Records

Anh Thi Ly

License #:
1206007938
Category:
Nail Technician License

Anh Ngoc Ly

License #:
1206015299
Category:
Nail Technician License

Medicine Doctors

Anh Ly Photo 1

Anh Ly

View page
Specialties:
General Surgery
Work:
Better Health Medical Group
116 W Lime Ave, Monrovia, CA 91016
(626) 599-8323 (phone), (626) 768-7459 (fax)
Languages:
English
Description:
Ms. Ly works in Monrovia, CA and specializes in General Surgery. Ms. Ly is affiliated with Methodist Hospital Of Southern California.

Resumes

Resumes

Anh Ly Photo 2

Anh Ly Sacramento, CA

View page
Work:
SimpLyTeas.com

Aug 2012 to 2000
Business Developer
Silicon Valley Bank
Santa Clara, CA
Jan 2011 to Jun 2012
Relationship Advisor for Entrepreneur Banking Services
Silicon Valley Bank
Santa Clara, CA
Jan 2009 to Dec 2010
Relationship Advisor for Mid-stage Hardware Team
Silicon Valley Bank
Santa Clara, CA
Aug 2006 to Dec 2008
Client Service Advisor
Target Corporation
Elk Grove, CA
Mar 2005 to Jul 2006
Guest Service Team Leader
Education:
California State University
Bachelor of Science in Business Administration
Skills:
Customer Service, Portfolio Management, Relationship Management, Commercial Banker, Small Business Banking,
Anh Ly Photo 3

Anh Ly San Jose, CA

View page
Work:
Medical Office Administration
Santa Clara, CA
Jul 2010 to Sep 2012
Medical Office Receptionist
Leadman
Santa Clara, CA
2008 to 2010
Computer Technician
Accurate Spring Machining, INC
Santa Clara, CA
2004 to 2008
Assembler
Education:
Heald College, Milpitas, California
San Jose, CA
2010 to 2013
A.B. Certified Accounting - A.A.S. Certified Medical Office Administration in medical office administration
Skills:
Never stop learning. Know what everyone else is doing, and what everyone else has done, and how they did it.

Business Records

Name / Title
Company / Classification
Phones & Addresses
Anh Minh Ly
President
MODERN ADVANCED CERAMICS INC
Nonclassifiable Establishments
2240 Lundy Ave, San Jose, CA 95131
Anh Ly
Owner
Ly, Anh
Beauty Shop
3490 Mt Diablo Blvd, Lafayette, CA 94549
(925) 284-3850

Publications

Us Patents

Low Voltage Cmos Bandgap Reference

View page
US Patent:
6943617, Sep 13, 2005
Filed:
Dec 29, 2003
Appl. No.:
10/748540
Inventors:
Hieu Van Tran - San Jose CA, US
Tam Huu Tran - San Jose CA, US
Vishal Sarin - Santa Clara CA, US
Anh Ly - San Jose CA, US
Niang Hangzo - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
G05F001/10
US Classification:
327539
Abstract:
A bandgap reference generator comprises a PMOS transistor and NMOS transistor in a pnp bipolar junction transistor connected in series in a first leg. The bandgap reference generator includes a second leg that includes a PMOS transistor, an NMOS transistor, a resistor and a pnp bipolar junction transistor. A bias circuit provides a bias to a mirror formed by the gates of the PMOS transistors to lower the operating voltage of the bandgap reference generator. A second biasing circuit may provide bias to the mirror formed of the NMOS transistors. A time-based and a DC bias-based start up circuitry and method is provided.

Multi-Operational Amplifier System

View page
US Patent:
7236054, Jun 26, 2007
Filed:
Jan 28, 2004
Appl. No.:
10/767248
Inventors:
Hieu Van Tran - San Jose CA, US
Anh Ly - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Vishal Sarin - Cupertino CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
H03F 3/45
US Classification:
330253, 330 9, 330 51, 330 69, 330124 R, 330147, 330285, 330295, 310311
Abstract:
A multi-operational amplifier system comprises a plurality of operational amplifiers and a controller to configure the plurality of operational amplifiers. The operational amplifiers may be selectively configured to operate individually or in combination with other of the operational amplifiers. The operational amplifiers may have different common node inputs. In one aspect, the different inputs may be selected from groups of PMOS, N-type NMOS and NZ NMOS inputs. The operational amplifiers may include the different inputs that are arranged as differential pairs.

Multi-Operational Amplifier System

View page
US Patent:
7276971, Oct 2, 2007
Filed:
Jan 11, 2007
Appl. No.:
11/652719
Inventors:
Hieu Van Tran - San Jose CA, US
Anh Ly - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Vishal Sarin - Cupertino CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
H03F 3/45
US Classification:
330253, 330 9, 330 51, 330124 R, 330147, 330285, 330295
Abstract:
A multi-operational amplifier system comprises a plurality of operational amplifiers and a controller to configure the plurality of operational amplifiers. The operational amplifiers may be selectively configured to operate individually or in combination with other of the operational amplifiers. The operational amplifiers may have different common node inputs. In one aspect, the different inputs may be selected from groups of PMOS, N-type NMOS and NZ NMOS inputs. The operational amplifiers may include the different inputs that are arranged as differential pairs.

Test Circuit And Method For Multilevel Cell Flash Memory

View page
US Patent:
7325177, Jan 29, 2008
Filed:
Nov 17, 2004
Appl. No.:
10/991702
Inventors:
Hieu Van Tran - San Jose CA, US
Anh Ly - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Vishal Sarin - Cupertino CA, US
Hung Q. Nguyen - Fremont CA, US
William John Saiki - Mountain View CA, US
Loc B. Hoang - San Jose CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
G11C 29/00
US Classification:
714718
Abstract:
A test circuit is sued to detect voltage, current or signals of a digital multilevel memory cell system or to test operation or performance by applying inputted voltages, currents or signals to the memory cell system.

Multi-Operational Amplifier System

View page
US Patent:
7436258, Oct 14, 2008
Filed:
Jul 30, 2007
Appl. No.:
11/830720
Inventors:
Hieu Van Tran - San Jose CA, US
Anh Ly - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Vishal Sarin - Cupertino CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
H03F 1/14
US Classification:
330 51, 330124 R, 330253, 330285, 330295
Abstract:
A multi-operational amplifier system comprises a plurality of operational amplifiers and a controller to configure the plurality of operational amplifiers. The operational amplifiers may be selectively configured to operate individually or in combination with other of the operational amplifiers. The operational amplifiers may have different common node inputs. In one aspect, the different inputs may be selected from groups of PMOS, N-type NMOS and NZ NMOS inputs. The operational amplifiers may include the different inputs that are arranged as differential pairs.

Method For Handling A Defective Top Gate Of A Source-Side Injection Flash Memory Array

View page
US Patent:
7447073, Nov 4, 2008
Filed:
Feb 16, 2007
Appl. No.:
11/707341
Inventors:
Hieu Van Tran - San Jose CA, US
Hung Quoc Nguyen - Fremont CA, US
Anh Ly - San Jose CA, US
Sheng-Hsiung Hsueh - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Loc B. Hoang - San Jose CA, US
Steve Choi - Irvine CA, US
Thuan T. Vu - San Jose CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
G11C 16/34
US Classification:
36518515, 36518514, 36518509, 36518522, 36518518, 36518529
Abstract:
A memory system includes memory cells arranged in sectors. A decoder corresponding to a sector disables memory cells having a defective top gate. The decoder may include a low voltage or high voltage latch for the disabling. A top gate handling algorithm is included. The memory system may include dynamic top gate coupling. A programming algorithm and waveforms with top gate handling is included.

Flash Memory Array Having Control/Decode Circuitry For Disabling Top Gates Of Defective Memory Cells

View page
US Patent:
7567458, Jul 28, 2009
Filed:
Sep 26, 2005
Appl. No.:
11/235901
Inventors:
Hieu Van Tran - San Jose CA, US
Hung Quoc Nguyen - Fremont CA, US
Anh Ly - San Jose CA, US
Sheng-Hsiung Hsueh - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Loc B. Hoang - San Jose CA, US
Steve Choi - Irvine CA, US
Thuan T. Vu - San Jose CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
G11C 16/34
US Classification:
36518515, 36518514, 36518509, 36518511, 36518503, 36518523
Abstract:
A memory system includes memory cells arranged in sectors. A decoder corresponding to a sector disables memory cells having a defective top gate. The decoder may include a low voltage or high voltage latch for the disabling. A top gate handling algorithm is included. The memory system may include dynamic top gate coupling. A programming algorithm and waveforms with top gate handling is included.

Flash Memory Array System Including A Top Gate Memory Cell

View page
US Patent:
7626863, Dec 1, 2009
Filed:
Feb 16, 2007
Appl. No.:
11/707343
Inventors:
Hieu Van Tran - San Jose CA, US
Hung Quoc Nguyen - Fremont CA, US
Anh Ly - San Jose CA, US
Sheng-Hsiung Hsueh - San Jose CA, US
Sang Thanh Nguyen - Union City CA, US
Loc B. Hoang - San Jose CA, US
Steve Choi - Irvine CA, US
Thuan T. Vu - San Jose CA, US
Assignee:
Silicon Storage Technology, Inc. - Sunnyvale CA
International Classification:
G11C 16/04
US Classification:
36518515, 36518514, 36518503
Abstract:
A memory system includes memory cells arranged in sectors. A decoder corresponding to a sector disables memory cells having a defective top gate. The decoder may include a low voltage or high voltage latch for the disabling. A top gate handling algorithm is included. The memory system may include dynamic top gate coupling. A programming algorithm and waveforms with top gate handling is included.
Control profile
Anh M Ly from San Jose, CA Get Report